Sr. Timing Signoff and Methodology Lead- Principal Engineer
Intel
1000+ employees, PublicJob Description
Department: Not specified
Skills & Keywords
Low Power, Research, Physical Design, Static Timing Analysis, Roll-ups, DFT, Logic Design
If you see something wrong with this job listing after clicking 'Apply Now', you can:
flag it as expired
flag it as expired
Similar Jobs You Might Like
Lead Systems Safety & Reliability Engineer
True Anomaly
More Jobs at Intel
Software Engineering - Intern, Bachelor’s
US, Oregon, Hillsboro · US, California, Folsom · US, California, Santa Clara · US, Texas, Austin · US, Arizona, Phoenix
Semiconductor Research, Intern Graduate
US, Oregon, Hillsboro · US, California, Folsom · US, California, Santa Clara · US, Arizona, Phoenix
Senior Staff Research Scientist
US, California, Santa Clara · US, Oregon, Hillsboro
Facilities Services - College Graduate, Bachelor’s
US, Oregon, Hillsboro · US, California, Folsom · US, California, Santa Clara · US, Arizona, Phoenix
Manufacturing and Process Development - College Graduate, Graduate Degree
US, Oregon, Hillsboro · US, New Mexico, Albuquerque · US, Arizona, Phoenix